25.6 Mbps ATM TC sublayer FPGA re-usable core

Simple item page
dc.contributor.advisorLuke, D.
dc.contributor.authorRussell, Patrick
dc.date.accessioned2023-06-07T22:03:30Z
dc.date.available2023-06-07T22:03:30Z
dc.date.issued1999
dc.description.copyrightNot available for use outside of the University of New Brunswick
dc.description.noteRussell, Patrick (1999). 25.6 Mbps ATM TC sublayer FPGA re-usable core . (Engineering Senior Report no. EE-574 1999). Fredericton : University of New Brunswick, Dept. of Electrical and Computer Engineering EE-574 1999 1882/15181 Original department name: Department of Electrical Engineering
dc.identifier.urihttps://unbscholar.lib.unb.ca/handle/1882/36314
dc.identifier.urlEE-574 1999
dc.language.isoen_CA
dc.publisherUniversity of New Brunswick
dc.rightshttp://purl.org/coar/access_right/c_16ec
dc.subject.disciplineElectrical and Computer Engineering
dc.title25.6 Mbps ATM TC sublayer FPGA re-usable core
dc.typesenior report
thesis.degree.disciplineElectrical and Computer Engineering
thesis.degree.fullnameBachelor of Science in Engineering
thesis.degree.grantorUniversity of New Brunswick
thesis.degree.levelundergraduate
thesis.degree.nameB.Sc.E.

Files

Collections

Senior Reports