Cost and speed tradeoffs of an FPGA realization of a FIR filter

Simple item page
dc.contributor.advisorM., Luke
dc.contributor.authorCôté, Elizabeth
dc.date.accessioned2023-06-07T19:07:52Z
dc.date.available2023-06-07T19:07:52Z
dc.date.issued1999
dc.description.copyrightNot available for use outside of the University of New Brunswick
dc.description.noteCôté, Elizabeth (1999). Cost and speed tradeoffs of an FPGA realization of a FIR filter . (Engineering Senior Report no. EE-550 1999). Fredericton : University of New Brunswick, Dept. of Electrical and Computer Engineering EE-550 1999 1882/12969
dc.identifier.urihttps://unbscholar.lib.unb.ca/handle/1882/32871
dc.language.isoen_CA
dc.publisherUniversity of New Brunswick
dc.rightshttp://purl.org/coar/access_right/c_16ec
dc.subject.disciplineEngineering
dc.titleCost and speed tradeoffs of an FPGA realization of a FIR filter
dc.typesenior report
thesis.degree.disciplineEngineering
thesis.degree.fullnameBachelor of Science in Engineering
thesis.degree.grantorUniversity of New Brunswick
thesis.degree.levelundergraduate
thesis.degree.nameBachelor of Science in Engineering

Files

Collections

Senior Reports