Modelling of analog and mixed signal circuits using Verilog-A

Simple item page
dc.contributor.advisorM., Luke
dc.contributor.authorThompson, Eric
dc.date.accessioned2023-06-07T22:02:26Z
dc.date.available2023-06-07T22:02:26Z
dc.date.issued2002
dc.description.copyrightNot available for use outside of the University of New Brunswick
dc.description.noteThompson, Eric (2002). Modelling of analog and mixed signal circuits using Verilog-A . (Engineering Senior Report no. EE-654 2002). Fredericton : University of New Brunswick, Dept. of Electrical and Computer Engineering EE-654 2002 1882/16964
dc.identifier.urihttps://unbscholar.lib.unb.ca/handle/1882/36175
dc.language.isoen_CA
dc.publisherUniversity of New Brunswick
dc.rightshttp://purl.org/coar/access_right/c_16ec
dc.subject.disciplineEngineering
dc.titleModelling of analog and mixed signal circuits using Verilog-A
dc.typesenior report
thesis.degree.disciplineEngineering
thesis.degree.fullnameBachelor of Science in Engineering
thesis.degree.grantorUniversity of New Brunswick
thesis.degree.levelundergraduate
thesis.degree.nameBachelor of Science in Engineering

Files

Collections

Senior Reports