Clock synchronization of 1-50 Mbps digital data

Simple item page
dc.contributor.advisorA., Brown
dc.contributor.authorBarnes, Shane
dc.date.accessioned2023-06-07T19:02:15Z
dc.date.available2023-06-07T19:02:15Z
dc.date.issued2003
dc.description.copyrightNot available for use outside of the University of New Brunswick
dc.description.noteBarnes, Shane (2003). Clock synchronization of 1-50 Mbps digital data . (Engineering Senior Report no. EE-683 2003). Fredericton : University of New Brunswick, Dept. of Electrical and Computer Engineering EE-683 2003 1882/12731
dc.identifier.urihttps://unbscholar.lib.unb.ca/handle/1882/32508
dc.language.isoen_CA
dc.publisherUniversity of New Brunswick
dc.rightshttp://purl.org/coar/access_right/c_16ec
dc.subject.disciplineEngineering
dc.titleClock synchronization of 1-50 Mbps digital data
dc.typesenior report
thesis.degree.disciplineEngineering
thesis.degree.fullnameBachelor of Science in Engineering
thesis.degree.grantorUniversity of New Brunswick
thesis.degree.levelundergraduate
thesis.degree.nameBachelor of Science in Engineering

Files

Collections

Senior Reports