Design and development of a verilog model to capture the programmable throttle and latency function using a field programmable gate array