A Survey of Techniques for the Co-Verification of Hardware/Software Co-Designed Systems

Loading...
Thumbnail Image

Date

2007

Journal Title

Journal ISSN

Volume Title

Publisher

Abstract

This paper describes the process of designing and verifying a hardware/software co-designed system. This is done by going through a complete case study involving polygon clipping algorithms as applied to computer graphics. As is the case in many software and hardware/software design processes, verification of the software part of the system is done using test scenarios while the hardware partition is verified using the SystemC Verification Standard methodology. This case study carries the design process through to a partial integration of the hardware and software partitions using SystemC simulation.

Description

Keywords

Citation

Collections