A Survey of Techniques for the Co-Verification of Hardware/Software Co-Designed Systems

Simple item page
dc.contributor.authorHall, Thomas, S.
dc.contributor.authorKent, Kenneth, B.
dc.date.accessioned2023-03-01T18:28:29Z
dc.date.available2023-03-01T18:28:29Z
dc.date.issued2007
dc.description.abstractThis paper describes the process of designing and verifying a hardware/software co-designed system. This is done by going through a complete case study involving polygon clipping algorithms as applied to computer graphics. As is the case in many software and hardware/software design processes, verification of the software part of the system is done using test scenarios while the hardware partition is verified using the SystemC Verification Standard methodology. This case study carries the design process through to a partial integration of the hardware and software partitions using SystemC simulation.
dc.description.copyrightCopyright @ Thomas S. Hall and Kenneth B. Kent, 2007.
dc.identifier.urihttps://unbscholar.lib.unb.ca/handle/1882/14851
dc.rightshttp://purl.org/coar/access_right/c_abf2
dc.subject.disciplineComputer Science
dc.titleA Survey of Techniques for the Co-Verification of Hardware/Software Co-Designed Systems
dc.typetechnical report

Files

Original bundle
Now showing 1 - 1 of 1
Thumbnail Image
Name:
item.pdf
Size:
150.77 KB
Format:
Adobe Portable Document Format
Download

Collections

Research Reports